• IBM pushes transistor density beneath the long-feared one-nanometer barrier
  • NanoStack abandons flat chip layouts in favour of vertical transistor stacking
  • The prototype delivered 50% extra efficiency throughout IBM laboratory testing phases

IBM has unveiled what it describes because the world’s first sub-1 nm chip know-how, carrying practically 100 billion transistors on a fingernail-sized floor.

The breakthrough revolves round a brand new 3D NanoStack structure that strikes transistor scaling into the 0.7 nm or 7 angstrom period.




Source link