{"id":27230,"date":"2023-01-03T12:48:58","date_gmt":"2023-01-03T12:48:58","guid":{"rendered":"https:\/\/mailinvest.blog\/index.php\/2023\/01\/03\/tsmc-believes-it-will-earn-1-5-trillion-on-its-3nm-process\/"},"modified":"2023-01-03T12:48:58","modified_gmt":"2023-01-03T12:48:58","slug":"tsmc-believes-it-will-earn-1-5-trillion-on-its-3nm-process","status":"publish","type":"post","link":"https:\/\/mailinvest.blog\/index.php\/2023\/01\/03\/tsmc-believes-it-will-earn-1-5-trillion-on-its-3nm-process\/","title":{"rendered":"TSMC Believes It Will Earn $1.5 Trillion on Its 3nm Process"},"content":{"rendered":"

<\/a>\n<\/p>\n

\n
This site may earn affiliate commissions from the links on this page. Terms of use<\/a>.<\/div>\n

<\/p>\n

\n
\n\"\" <\/div>\n<\/div>\n

Yesterday TSMC held a beam-lifting ceremony for its new 3nm production line in Taiwan. The company\u2019s chairman attended the event and had a lot to say about what the company\u2019s newest process will mean for its bottom line, and for the industry as a whole. TSMC chairman Dr. Mark Liu delivered remarks at the ceremony, stating it sees 3nm as a $1.5 trillion dollar cash cow. In addition, he stated the company has so far had no issues with yields \u2014 a significant achievement for a cutting-edge process.<\/p>\n

As we\u2019ve covered previously, it\u2019s rare for TSMC to hold a ceremony<\/a> to promote a new manufacturing process, but it comes at a crucial time for the company. Although it\u2019s not the first manufacturer to reach 3nm high-volume production, as Samsung was first, it\u2019s the most noteworthy. The ceremony was held in Taiwan\u2019s Tainan region, according<\/a> to Wccftech, where the company has two 12-inch wafer GigaFabs. The company has added a second facility to Fab 18 to bolster its 3nm production line. Dr. Liu said the clean rooms of each facility are 58,000 square meters, which is absolutely massive. That translates into over 600,000 square feet, so these facilities are gigantic.<\/p>\n

\"\"<\/p>\n

A TSMC 12-inch wafer facility. (Image: TSMC)<\/p>\n<\/div>\n

At the ceremony, Dr. Liu said its 3nm process will offer a 60% boost in logic density over its 5nm node. It will also consume 35% less power at the same frequency as 5nm. This is a watershed product line<\/a> for the company, and it will be around for a very long time. The company has stated it plans to offer four versions of it, which it calls FinFlex<\/a>. This will give companies like Apple, AMD, and Nvidia a \u201cmenu\u201d to choose from when designing 3nm chips. It can choose to focus on higher frequencies, low power consumption, high density, or a mixture according to its needs. Dr. Liu stated TSMC believes it will result in $1.5 trillion in revenue for the company over the next five years.<\/p>\n

\"\"<\/a><\/p>\n

(Image: TSMC)<\/p>\n<\/div>\n

Dr. Liu also used the occasion to discuss the company\u2019s upcoming 2nm plans. It previously announced it would be moving away from FinFet for this process, as it adopts nanosheet gate-all-around (GAA) transistors<\/a>. He stated that TSMC\u2019s plans for this next-generation fabrication process are proceeding well. This update contradicted a report from the same day in the Taiwanese media that one of the plants is already experiencing delays. Regardless, he said TSMC plans to begin building the new factories next year, with the goal of entering production in 2025.<\/p>\n

Now read: <\/strong><\/p>\n

<\/span>\n<\/div>\n