{"id":26533,"date":"2022-12-29T18:47:29","date_gmt":"2022-12-29T18:47:29","guid":{"rendered":"https:\/\/mailinvest.blog\/index.php\/2022\/12\/29\/tsmc-starts-mass-producing-three-nanometer-chips\/"},"modified":"2022-12-29T18:47:29","modified_gmt":"2022-12-29T18:47:29","slug":"tsmc-starts-mass-producing-three-nanometer-chips","status":"publish","type":"post","link":"https:\/\/mailinvest.blog\/index.php\/2022\/12\/29\/tsmc-starts-mass-producing-three-nanometer-chips\/","title":{"rendered":"TSMC starts mass producing three-nanometer chips"},"content":{"rendered":"

<\/a>\n
<\/p>\n

\n

Taiwan Semiconductor Manufacturing Co. Ltd. today began mass producing processors based on its latest three-nanometer chip technology.<\/span><\/p>\n

Bloomberg <\/span>reported<\/span><\/a> the development this morning.\u00a0<\/span><\/p>\n

TSMC is the world\u2019s largest contract chip manufacturer. The company makes processors for Apple Inc., Advanced Micro Devices Inc., Nvidia Corp. and other major tech companies. Intel Corp., which competes with TSMC in the chip manufacturing market, also relies on the company to make its consumer graphics cards.<\/span><\/p>\n

The three-nanometer chip manufacturing process that entered mass production today is the most advanced offered by TSMC. Compared with the company\u2019s earlier five-nanometer technology, the process promises to provide a 15% improvement in chip performance. Additionally, TSMC estimates that three-nanometer processors will consume up to 35% less power than five-nanometer silicon.\u00a0<\/span><\/p>\n

TSMC is one of two companies that produce three-nanometer chips. The other is Samsung Electronics Co. Ltd., which launched<\/a> its first three-nanometer production line online earlier this year.\u00a0<\/span><\/p>\n

Samsung\u2019s process uses a relatively new transistor design called a gate-all-around, or GAA, architecture. The architecture introduces a new type of gate, the component that controls the movement of electricity within a transistor. TSMC\u2019s three-nanometer process, in contrast, doesn\u2019t use GAA technology but rather the well-established FinFET architecture that powers most current chips.<\/span><\/p>\n

TSMC\u2019s three-nanometer processor also offers a feature called FinFlex. According to the company, the feature will give customers more flexibility in how they design their chips.<\/span><\/p>\n

Processors are made of building blocks known as standard cells. Each standard cell is a collection of transistors that can perform one simple computation. Often, those transistors are also capable of storing data for use in future calculations.<\/span><\/p>\n

A processor core can usually only be made from one type of standard cell. Using the FinFlex feature in TSMC\u2019s three-nanometer process, engineers can mix and match multiple types of standard cells in the same chip. As a result, TSMC customers will gain the ability to more granularly optimize the performance and efficiency of their chip designs.\u00a0<\/span><\/p>\n

TSMC <\/span>reportedly<\/span><\/a> plans to develop five different versions of its three-nanometer process. The initial version that began mass production today will be used by a relatively limited number of early customers, including Apple. Three-nanometer chips are <\/span>expected<\/span><\/a> to ship with some of the new iPhones and Mac computers that will roll out in 2023.\u00a0<\/span><\/p>\n

In mid-2023, TSMC will launch an updated version of its three-nanometer process dubbed N3E. The update will improve the technology\u2019s semiconductor yield, a metric that tracks the\u00a0 percentage of chips produced without manufacturing faults. Increasing the semiconductor yield streamlines manufacturing.\u00a0<\/span><\/p>\n

TSMC plans to introduce three more versions of its three-nanometer process in the future. The fastest version, dubbed N3X, will make it possible to produce chips that can use significantly more electricity than a standard processor. Increasing the amount of electricity delivered to a chip improves its performance.<\/span><\/p>\n

One of the chip plants, or fabs, where TSMC plans to make three-nanometer processors will be located in Arizona. The company intends to build the fab as part of a<\/span> $40 billion investment<\/span><\/a> announced earlier this month. Additionally, TSMC is set to open a second fab in Arizona that will be capable of making four-nanometer processors.<\/span><\/p>\n

TSMC\u2019s long-term chip roadmap also includes planned upgrades to its manufacturing technology. Earlier this year, TSMC <\/span>detailed<\/span><\/a> its upcoming two-nanometer process, which is expected to enter mass production in 2025. The company estimates that the technology will provide 10% to 15% higher chip performance than its three-nanometer process, as well as a 25% to 30% reduction in power consumption.<\/span><\/p>\n

The technology is also expected introduce a new transistor design. TSMC\u2019s three-nanometer process will reportedly feature transistors based on the gate-all-around, or GAA, architecture, which Samsung has incorporated into its three-nanometer process. Intel likewise\u00a0plans<\/a> to adopt GAA technology as part of its long-term chip manufacturing roadmap.<\/p>\n

Photo: Unsplash<\/a><\/h5>\n
\n
\n

Show your support for our mission by joining our Cube Club and Cube Event Community of experts. Join the community that includes Amazon Web Services and Amazon.com CEO Andy Jassy, Dell Technologies founder and CEO Michael Dell, Intel CEO Pat Gelsinger and many more luminaries and experts.<\/span><\/h3>\n<\/div><\/div>\n